UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/709,848	06/02/2004	Chun-Yi Chou	12877-US-PA	3847	
	7590 05/29/200 N INTELLECTUAL Pl	EXAMINER			
7 FLOOR-1, NO. 100			MOON, SEOKYUN		
TAIPEI, 100	ROOSEVELT ROAD, SECTION 2 TAIPEI, 100		ART UNIT	PAPER NUMBER	
TAIWAN			2629		
		NOTIFICATION DATE	DELIVERY MODE		
			05/29/2008	ELECTRONIC	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

USA@JCIPGROUP.COM.TW

		Applicat	pplication No. Applicant(s)				
		10/709,8	348	CHOU, CHUN-YI			
Office Action Summary			r	Art Unit			
			IN MOON	2629			
The MAILING Period for Reply	DATE of this communic	cation appears on th	e cover sheet with the	correspondence ad	idress		
WHICHEVER IS LO - Extensions of time may be after SIX (6) MONTHS fro - If NO period for reply is sp. - Failure to reply within the Any reply received by the	ATUTORY PERIOD FC NGER, FROM THE MA e available under the provisions o m the mailing date of this commu recified above, the maximum statuset or extended period for reply w Office later than three months aft ment. See 37 CFR 1.704(b).	ALING DATE OF T f 37 CFR 1.136(a). In no e nication. utory period will apply and v rill, by statute, cause the ap	HIS COMMUNICATION went, however, may a reply be found on the same of the same	ON. imely filed m the mailing date of this o ED (35 U.S.C. § 133).	•		
Status							
1) Responsive to	communication(s) filed	l on 25 February 20	nn8				
2a) This action is	• •	b)⊠ This action is					
′ _		<i>'</i> —		rosecution as to the	e merits is		
,	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4)⊠ Claim(s) <i>24-3</i> ;	5 <i>and 37-46</i> is/are pend	ing in the application	on.				
	Claim(s) <u>24-35 and 37-46</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.						
5)☐ Claim(s)							
		ted					
·	_ is/are objected to.						
	_ are subject to restricti	ion and/or election	requirement.				
Application Papers	_ ,						
<u> </u>	on is shipped to butbe						
•	on is objected to by the		tad or b)□ abjected to	by the Eveniner			
) filed on <u>02 June 2004</u>						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Tr) The Galifor de	ciaration is objected to	by trie ⊏xamilier. N	lote the attached Offic	e Action of Ionii P	10-152.		
Priority under 35 U.S.C	C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
	s Patent Drawing Review (PT Statement(s) (PTO/SB/08)	O-948)	4) Interview Summar Paper No(s)/Mail I 5) Notice of Informal 6) Other:	Date			

Application/Control Number: 10/709,848 Page 2

Art Unit: 2629

DETAILED ACTION

Remark

1. In the previous amendments to the claims, claims 1-23 were canceled and claims 24-46 were presented.

In the previous Office action, claims 35, 45, and 46 were rejected and claims 24-34 and 36-44 were indicated as being allowable subject matter.

However, in this correspondence, all claims are rejected in view of new ground(s) of rejection.

Accordingly, this Office action is made Non-Final.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 24-35 and 37-46 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kumagai (US 2003/0218588) in view of Nakano (US 7,098,901).

As to **claim 24**, Kumagai teaches a source driver [fig. 3 and par. (0060)], receiving a clock signal ("CLK IN"), a display data ("DATA IN"), and a control signal ("START IN") to drive a display panel, comprising:

- a receiver (a combination of "input buffers 120, 121, 122, and 123") [fig. 3] for receiving the clock signal, the display data, and the control signal; and
- a transmitter (a combination of "counter 124", "clock control circuit 125", "data control circuit 126", "latch circuit 127", and "output buffers 128, 129, 130, and 131") [fig. 3] coupled to the receiver,

Art Unit: 2629

wherein the transmitter enhances a driving ability of the clock signal, the display data and the control signal for use of another source driver in a next stage [par. (0103)-(0105)].

Kumagai does not teach the source driver receiving a master/slave setting signal and the transmitter of the source driver operating in one of a master mode and a slave mode in responsive to the master/slave setting signal, wherein the transmitter enhances a driving ability of the clock signal, the display data, and the control signal for use of another source driver in a next stage when the transmitter operates in the master mode and the transmitter directly outputs the clock signal, the display data, and the control signal received from the receiver for use of the another source driver in the next stage when the transmitter operates in the slave mode.

However, Nakano teaches a transmitter (a combination of "timing control section 13b", "selector 13c", and "data output section 13d") [fig. 4b] of a source driver of a display, which operates in one of a master mode and a slave mode in responsive to a master/slave setting signal ("external control signal supplied to a control terminal 13h") [col. 14 lines 23-28], wherein the transmitter enhances a driving ability of the signal to be processed by the transmitter when the transmitter operates in a master mode [col. 14 lines 38-49] and the transmitter directly outputs the signal to be processed by the transmitter when the transmitter operates in a slave mode [col. 14 lines 50-59].

It would have been obvious to one of ordinary skill in the art at the time of the invention to apply the concept of Nakano, i.e. having a source driver capable of being operated in one of a master mode and a slave mode, wherein a transmitter included in the source driver enhances a driving ability of the signal to be processed by the source driver when the transmitter operates in a master mode and the transmitter directly outputs the signal to be processed by the source driver when the transmitter operates in a slave mode, to the source driver of Kumagai, in order to allow the source driver of Kumagai to be operated differently depending on the use of the source driver, and thus to optimize the function of the display including the source driver.

As to **claim 29**, Kumagai teaches the transmitter being TTL signal transmitter (as shown on fig. 6, the source driver processes <u>TTL signals</u>, and thus the transmitter of the source driver is a transmitter capable of processing TTL signals).

As to **claim 30**, Kumagai teaches the transmitter being TTL signal receiver (as shown on fig. 6, the source driver processes <u>TTL signals</u>, and thus the receiver of the source driver is a receiver capable of processing TTL signals).

As to **claims 25-28**, Kumagai as modified by Nakano teaches the transmitter and the receiver being a TTL signal transmitter and a TTL signal receiver, respectively, as discussed with respect to the rejections of claims 29 and 30.

Kumagai as modified by Nakano does not teach the transmitter being a voltage mode differential signal transmitter or a current mode differential signal transmitter and the receiver being a differential signal receiver.

However, since the Applicant has failed to disclose that specifying the type of the transmitter as being a voltage mode signal transmitter or a current mode signal transmitter and specifying the type of the receiver as being a differential signal receiver provides an advantage, is used for a particular purpose, or solves a stated problem, it is obvious matter of design choice to specify the type of the transmitter as a voltage mode differential signal transmitter or a current mode differential signal transmitter and the receiver as a differential signal transmitter.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use any one of a voltage mode differential signal transmitter, a current mode differential signal transmitter, and a TTL signal transmitter as the transmitter and to use any one of a differential signal receiver and a TTL signal receiver as the receiver, since any one of the listed transmitters and receivers would perform equally well at processing signals in the source driver.

As to claim 31, Kumagai teaches the transmitter (a combination of "counter 124", "clock control circuit 125", "data control circuit 126", "latch circuit 127", and "output buffers 128, 129, 130, and 131") [fig. 3] including:

a data synchronization circuit (a combination of "counter 124", "clock control circuit 125", "inverter 132", "data control circuit 126", and "latch circuit 127") [fig. 3] synchronizing the clock signal, the display data, and the control signal received from the receiver [par. (0103) and (0105)]; and

a plurality of buffers ("output buffers 128, 129, 130, and 131") [fig. 3] coupled to the data synchronization circuit, receiving the synchronized clock signal, the synchronized display data, and the synchronized control signal, enhancing the driving ability of the synchronized clock signal, the synchronized display data, and the synchronized control signal for use of the another source driver in the next stage.

As to **claim 32**, Kumagai teaches that the transmitter includes a plurality of voltage buffers ("output buffers 128, 129, 130, and 131") [fig. 3] receiving the clock signal, the display data, and the control signal, enhancing the driving ability of the clock signal, the display data, and the control signal for use of the another source driver in the next stage [par. (0103) and (0105)].

As to **claim 34**, Kumagai as modified by Nakano does not expressly teach the display panel being a low temperature poly-silicon liquid crystal display panel.

However, the Examiner takes Official Notice that it is well known in the art to use a low temperature poly-silicon liquid crystal display panel as a display panel for a liquid crystal display.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify the liquid crystal display of Kumagai as modified by Nakano to use a low temperature poly-silicon liquid crystal display panel, in order to allow the liquid crystal display of Kumagai to be implemented in a portable electronic device, easily since a low temperature poly-silicon liquid crystal display panel is well known for being easily reduced in size.

As to claim 33, Kumagai as modified by Nakano does not expressly teach the display panel being a α -si liquid crystal display panel.

However, since the Applicant has failed to disclose that specifying the type of the display panel as a α -si liquid crystal display panel provides an advantage, is used for a particular purpose, or solves any stated problem, it is an obvious matter of design choice to specify the type of the display panel as being a α -si liquid crystal display panel.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use any one of a low temperature poly-silicon liquid crystal display panel and a α -si liquid crystal display panel as a display panel of a liquid crystal display since either one of the display panels would perform equally well at displaying images received from the source drivers.

As to **claim 35**, all of the claim limitations have already been discussed with respect to the rejection of claim 24 except for a flat panel display, comprising a display panel, a timing controller, a control circuit, and a plurality of source drivers.

Kumagai as modified by Nakano teaches a flat panel display (Kumagai: "LCD") [Kumagai: par. (0097) line 1], comprising:

- a display panel (Kumagai: "LCD panel 10") [Kumagai: fig. 2];
- a timing controller (Kumagai: means for providing "CLK IN", "START IN", and "DATA IN") [Kumagai: fig. 3] outputting a clock signal (Kumagai: "CLK IN"), a display data (Kumagai: "DATA IN"), and a control signal (Kumagai: "START IN");
- a control circuit (Nakano: means for providing "external control signal" through "control terminal 13h") [Nakano: fig. 4b and col. 14 lines 38-59] outputting a plurality of master/slave setting signals (Nakano: "external control signals"); and
- a plurality of source drivers (Kumagai: "data driver IC 17") [Kumagai: fig. 2], the plurality of source drivers being series-connected to be a series structure, the plurality of source drivers being coupled

to the display panel [Kumagai: fig. 2], one end of the series structure being coupled to the timing controller, the plurality of source drivers receiving the clock signal (Kumagai: "CLK IN"), the display data (Kumagai: "DATA IN"), and the control signal (Kumagai: "START IN") to drive the display panel [Kumagai: fig. 3], each of the plurality of source drivers responsive to a corresponding one of the plurality of master/slave setting signals (Nakano: "external control signal") determining whether to enhance a driving ability of the clock signal, the display data, and the control signal for use of another source driver in a next stage [Nakano: col. 14 lines 38-59].

As to **claim 37**, all of the claim limitations have already been discussed with respect to the rejection of claim 25.

As to **claim 38**, all of the claim limitations have already been discussed with respect to the rejection of claim 26.

As to **claim 39**, all of the claim limitations have already been discussed with respect to the rejection of claim 27.

As to **claim 40**, all of the claim limitations have already been discussed with respect to the rejection of claim 28.

As to **claim 41**, all of the claim limitations have already been discussed with respect to the rejection of claim 29.

As to **claim 42**, all of the claim limitations have already been discussed with respect to the rejection of claim 30.

As to **claim 43**, all of the claim limitations have already been discussed with respect to the rejection of claim 31.

As to **claim 44**, all of the claim limitations have already been discussed with respect to the rejection of claim 32.

Application/Control Number: 10/709,848 Page 8

Art Unit: 2629

As to claim 45, all of the claim limitations have already been discussed with respect to the

rejection of claim 33.

As to claim 46, all of the claim limitations have already been discussed with respect to the

rejection of claim 34.

Conclusion

4. Any inquiry concerning this communication or earlier communications from the examiner should

be directed to SEOKYUN MOON whose telephone number is (571)272-5552. The examiner can

normally be reached on Mon - Fri (8:30 a.m. - 5:00 p.m.).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Sumati Lefkowitz can be reached on (571) 272-3638. The fax phone number for the organization where

this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application

Information Retrieval (PAIR) system. Status information for published applications may be obtained

from either Private PAIR or Public PAIR. Status information for unpublished applications is available

through Private PAIR only. For more information about the PAIR system, see http://pair-

direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer

Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR

CANADA) or 571-272-1000.

May 19, 2008

/S. M./

Examiner, Art Unit 2629

/Sumati Lefkowitz/

Supervisory Patent Examiner, Art Unit 2629

Application/Control Number: 10/709,848

Page 9

Art Unit: 2629